• 4/21/14 2:45 am
- 1.8k views • 0 today
- save_alt 122 downloads
- Progress
- 80% complete
17
This is a fully working Minecraft redstone CPU built in Minecraft Beta 1.4_01.
Specifications:
16 Bit ALU (!A, !B, CC, Cin, Flood Carry)
6 Bytes Dual Read Registers
6 Bytes RAM
64 Bytes Program Memory (16x16x2 Bits)
16 Bit OP Code
Instruction Set Specifications:
0 00 000 00 0000 0000 Rest
1 00 000 00 0000 0000 Clock Enable
0 01 000 00 0000 0000 Memory MUX
0 10 000 00 0000 0000 Arithmetic MUX
0 00 001 00 0000 0000 Register 01
0 00 010 00 0000 0000 Register 10
0 00 011 00 0000 0000 Register 11
0 00 100 00 0000 0000 RAM 01
0 00 101 00 0000 0000 RAM 10
0 00 110 00 0000 0000 RAM 11
0 00 000 01 0000 0000 Write to Register / RAM
0 00 000 10 0000 0000 Read to Line A
0 00 000 11 0000 0000 Read to Line B
0 00 000 00 0000 0000 Data Values to be Written in Registers / RAM
0 00 000 00 0000 0000 Conditional Branching
0 00 001 00 0000 0000 SUB
0 00 010 00 0000 0000 XOR
0 00 011 00 0000 0000 XNOR
Specifications:
16 Bit ALU (!A, !B, CC, Cin, Flood Carry)
6 Bytes Dual Read Registers
6 Bytes RAM
64 Bytes Program Memory (16x16x2 Bits)
16 Bit OP Code
Instruction Set Specifications:
0 00 000 00 0000 0000 Rest
1 00 000 00 0000 0000 Clock Enable
0 01 000 00 0000 0000 Memory MUX
0 10 000 00 0000 0000 Arithmetic MUX
0 00 001 00 0000 0000 Register 01
0 00 010 00 0000 0000 Register 10
0 00 011 00 0000 0000 Register 11
0 00 100 00 0000 0000 RAM 01
0 00 101 00 0000 0000 RAM 10
0 00 110 00 0000 0000 RAM 11
0 00 000 01 0000 0000 Write to Register / RAM
0 00 000 10 0000 0000 Read to Line A
0 00 000 11 0000 0000 Read to Line B
0 00 000 00 0000 0000 Data Values to be Written in Registers / RAM
0 00 000 00 0000 0000 Conditional Branching
0 00 001 00 0000 0000 SUB
0 00 010 00 0000 0000 XOR
0 00 011 00 0000 0000 XNOR
More like this
2865725
2



Have something to say?
1.Yo Dwag!
2.We called that "The judgement day"